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Abstract-Improved via connections i n  
structures of YBa,Cu,07.,/SrTi0,/YBa,Cu,0,, 
(YBCO /STO/ YBCO) multilayers have been made 
using a combined HF wet-etching and ion-mil l ing 
process. The critical current density Jc of the via 
is as high as 2 x l o 6  A/cm2 at 76 K, and i s  
dominated by edge contacts in the ab-plane. 
YBCO and Sr,AlNbO, (SAN) multilayer test 
circuits were also made with this process. The 4" 
crossovers in a SAN test chip had a critical 
temperature Tc of 88 K and Jc of 1.5 x lo6 A/cm2 
at 81 K,  very close to those of the planar f i l m ,  
showing no evidence of weak links in the YBCO 
crossing low angle SAN steps. 
I. INTRODUCTION 
We describe improvements to a multi-layer circuit 
process using YBa,Cu,O,., (YBCO) and epitaxial insulators 
SrTiO, (STO) and Sr2A1Nb0, (SAN). We reported earlier on a 
reproducible fabrication process which combines HF wet- 
etching and Ar+ ion-milling for making HTS multilayer 
circuits [l]. The HF solution, which is highly selective for 
etching STO over YBCO, was used to form an STO pattern 
with controllable shallow slopes. The patterned STO layer, 
with photoresist removed, was used as a conformal ion- 
milling mask for etching the layers beneath it; as a result 
shallow slopes were also formed in the bottom layer. The 
YBCOISTONBCO multilayer test chips we made this way 
had crossovers with critical current density Jc above lx106 
A/cm2 at 86 K, close to those of planar bottom and top 
YBCO layers. However, overall critical currents of the 
circuits were limited by the interlayer vias. In this paper, we 
present our recent results from a systematic study of via 
connections between the top and bottom YBCO layers and 
present data on two multilayer test chips with SAN 
insulation layers. 
Multilayer circuits are required in many high 
temperature superconducting (HTS) devices such as the flux 
transformer of a dc SQUID and ramp-type Josephson junction 
circuits [2]-[6]. Such a circuit usually consists of paths in 
both bottom and top superconducting layers separated by an 
epitaxial insulator, crossovers, via connections, and other 
devices. It is important to form shallow slope edges in the 
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base layer pattern of crossovers and via connections, so the 
films subsequently grown on the patterned base layer would 
maintain their epitaxy even over the edges [7], [8]. This is 
necessary to avoid degradation in superconducting properties 
and to limit flux noise [9]. Various methods have been 
reported to make shallow slope patterns in 
YBCOISTONBCO multilayer circuits [lo]-[12]. Via 
connections usually limit the critical current (I,) of a 
multilayer circuit, both because the growth of YBCO on 
exposed YBCO might not be ideal and because the critical 
current density (Jc) of YBCO is anisotropic, more than 10 
times lower along the c-axis than in the ab-plane [13]. 
Another limitation to circuit design and fabrication is 
imposed by the use of STO as the insulator due to its very 
high dielectric constant and large dielectric loss at low 
temperatures, limiting it to low frequency uses. For high 
frequency HTS applications, one needs to find insulators with 
low dielectric constants and well-matched lattice parameters; a 
potentially good choice is SAN because it is lattice matched 
to YBCO [14] and has a relative dielectric constant of 10 [5]. 
11. EXPERIMENTAL 
A. Fabrication Overview 
The details of our YBCO/STO/YBCO multilayer circuit 
process are described elsewhere [ 11. In brief, we deposited in 
situ a bilayer of YBCO and STO on LaAlO3 (LAO) by 
pulsed KrF laser ablation. The STO layer was patterned with 
positive photoresist and etched in a 3% aqueous HF solution 
at 23-25 "C. By controlling the soft-bake and hard-bake of 
the photoresist, the temperature and time of HF wet-etching, 
and the deposition conditions, we can reproducibly make 
slopes in the STO layer with 2-30" angles (relative to the 
film surface). After stripping the photoresist in acetone and 
an oxygen plasma etcher the film was ion-milled at 0" 
incident angle. Since the ion-milling rate of YBCO and STO 
in our process were similar to each other, the shallow slope 
profile in the STO was reproduced in the YBCO layer. The 
STO and YBCO thicknesses were chosen so that a thin seed 
layer of STO remains on the YBCO after milling [4]. 
Another layer of STO was then deposited on the ion-milled 
film as the insulator. The same HF wet-etching and ion- 
milling process was repeated to form the via connections. 
Because no photoresist was on the sample during ion-milling 
there was no problems with insoluble residues after 
patterning by ion-milling. Finally, a layer of YBCO and a 
layer of Au were deposited and patterned by ion-milling 
using a conventional photoresist mask. 
1051-8223/97$10.00 0 1997 IEEE 
2170 
B. Via Connections 
To investigate the most effective way for enhancing the 
current carrying capacity of via connections in HTS 
multilayer circuits, we designed a set of masks with three sets 
of via connections on a 12 mm x 12 mm LAO substrate. 
An optical micrograph of 3 sets of vias is shown in Fig. 1. 
The bottom YBCOISTO bilayer, consisting of 200 nm 
YBCO and 200 nm STO, was patterned by HF wet-etching 
and Ar+ ion-milling as described above. The subsequent 
insulating STO layer was 240 nm thick. We opened the vias 
in the insulating STO layer by 3% HF wet-etching and then 
stripped the photoresist. The HF wet-etching was controlled 
to form a shallow slope, about 5" as measured by atomic 
force microscopy (AFM), in the STO layer. This insures that 
the YBCO film grown on the STO slope had a high enough 
IC and presented no limit to the IC of the via connections. We 
ion-milled the first set of vias for 1 minute just to expose and 
clean the bottom YBCO layer. The second set of vias was 
milled for 6.5 minutes to etch halfway into the bottom 
YBCO layer, and the third set of vias for 13 minutes to 
completely etch through the bottom YBCO layer and leave 
only the sloped YBCO edge along the perimeter of the vias 
exposed. A sketch of this process is shown in the inset to 
Fig. 2. The upper contact layer consisted of 200 nm of 
YBCO covered by 200 nm of Au. 
The critical currents of these via connections were 
obtained using a 1 pV criterion. I, was related to the ion- 
milling depth into the bottom YBCO layer. Figure 2 shows 
the IC (T) curves of three 8 pm x 8 pm vias each from one of 
the three sets of vias mentioned above. Via (c), with the 
bottom YBCO layer completely ion-milled, had the highest 
IC. Via (b), with the bottom YBCO layer milled halfway, h2d 
an IC half of the IC of via (c). Via (a), with the bottom 
YBCO layer exposed but not deeply etched, had a value of I, 
one order of magnitude lower than that of via (c). This is 
clear evidence that IC is dominated by the edge connection in 
the ab-plane. 
The critical current of via (c) is 32 mA at 83 K, 
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Fig. 2. The critical currents of vias: (a) milled only through insulator layer, 
leaving top surface of YBCO exposed; (b) milled halfway down through 
the lower YBCO layer; and (c) milled all the way to the substrate. The 
inset shows this progression schematically. 
which corresponds roughly to a Jc of 7x105 A/cm2. Jc was 
calculated by dividing the IC by the cross section formed by 
the thickness of the bottom YBCO layer and the perimeter of 
the via. There was some uncertainty in the via perimeter 
because of the corner rounding and undercutting from the HF 
wet-etching. We made another chip which includes a 10 p m  
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Fig. 3. Critical current vs. perimeter length of the via. Jc can be computed 
by dividing the critical current by the product of the perimeter length and 
the lower YBCO thickness; the linear fit gives J, = 1 . 9 ~ 1 0 ~  A/cm2. 
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with the bottom YBCO layer, 100 nm thick, across one side 
of a 30x30 pm via ion-milled to the substrate The cross 
section of this edge connection was exactly 10 pm by 100 
nm. At 76 K, IC was 20 mA, corresponding to a Jc of 
2x106 A/cm2 which is high enough for most practical 
applications although still somewhat smaller than the J, of 
either layer (typically greater than 4x106 A/cm2). 
To test the uniformity of the via connections made with 
our process, we made a test chip using a mask which includes 
ten 2 pm x 2 pm vias and one via each of 4 ym x 4 pm, 8 
pm x 8 pm, 12 pm x 12 pm, 16 pm x16 pm, and 20 pm 
x 20 pm. The bottom and top YBCO layers are 200 nm and 
250 nm thick respectively. After HF wet etching the 2 pm 
vias and the 4 pm via turned out to be circular due to the 
corner rounding and undercutting. The vias were milled to the 
substrate (as in via (c) above). The average IC of the ten 
2 pm vias was about 22 mA at 76 K, with a standard 
deviation less than 5%. Figure 3 shows IC of the vias as a 
function of perimeter length at 86 K. As expected we see 
that IC changes linearly with via perimeter. 
C. Multilayer Circuit with SAN Insulator 
We applied our improved process to the fabrication of 
an HTS multilayer circuit with SAN as the insulator. We 
first tested the HF wet etching and At-+ ion-milling conditions 
for SAN. The SAN etched very slowly in the HF but ion 
milled at a rate equal to that of STO. We can therefore treat a 
base YBCO/SAN bilayer in the same way as the bottom 
YBCO layer in a YBCO/STO/YBCO multilayer circuit, i.e. 
constructing a conformal STO pattern with shallow slope on 
top of the YBCO/SAN bilayer by HF wet-etching, and then 
ion-milling the chip to copy the shallow slope profile into 
the YBCO/SAN bilayer. The thickness of the STO is chosen 
so that no STO would remain after ion-milling. 
We made a YBCO/SAN/YBCO multilayer test chip 
which had Jc lines in the top and bottom YBGO layers, 
crossovers, and via connections. All the YBCO, STO and 
SAN films were deposited by KrF laser ablation. First a 
YBCO/STO bilayer (100 nm YBCO, 120 nm STO) was 
patterned by our HF wet-etching and Ar+ ion-milling process. 
A thin layer of STO, roughly 10-30 nm, was left on the 
YBCO layer as a seed for subsequent layers. The slope angle, 
as measured by AFM, is about 4". Then a 200 nm insulating 
SAN layer was deposited at 750°C and 12 Pa oxygen 
pressure. In order to open vias through the SAN layer, 
another STO layer, 240 nm thick, was deposited and etched in 
a 3% HF solution at 25°C for about 2.5 minutes. After the 
photoresist was removed, the chip was ion-milled for 26 
minutes to etch all the way to the substrate in the vias and 
into the SAN layer everywhere else. In the last step, the top 
YBCO (250 nm) and Au (200 nm) were deposited and 
patterned by conventional ion-milling. 
We measured Tc and Jc of the components in this test 
chip. A 10 pm line in the top YBCO layer with one 
crossover had a T, of 88 K, the same as that of a planar 10 
ym line in the top YBCO layer. A 10 ym wide, 3 mm long 
zigzag line with 80 crossovers had a Tc of 87 K. Their Jc vs. 
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Fig. 4. (a) J, of various structures on the first SAN test chip: (squares) no 
crossings, planar 10 prn strip, (triangles) a single crossover, and (diamonds) 
zigzag path with 80 crossovers. (b) J, from second SAN test chip with long 
0 2  anneal: (circles) lower YBCO layer, (squares) upper YBCO layer, and 
(diamonds) single 2 pm via. 
temperature curves are shown in Fig. 4a. The Jc of one 
crossover is very close to that of the top YBCO layer, 
indicating that there is no weak link in the top YBCO layer 
across a 4" SAN step. The Jc of the zigzag line is a little 
lower, probably due to a low Tc or narrower region in its 
3 mm path. The Tc of the bottom YBCO layer and the via 
connections for this chip were low, about 55 K. This is 
probably caused by the loss of oxygen during SAN 
deposition. A second chip was fabricated with a long 0, 
anneal (10 h at 400 "C) after the SAN deposition; conditions, 
layer thicknesses, and slope angles were otherwise identical. 
The T, of the lower YBCO was 89 K and the via I, could 
now be measured at 76 K. The results are shown in Fig. 4b. 
The resistivity of the insulating SAN is about 2x10'" Q-cm. 
111. DISCUSSION AND CONCLUSIONS 
The main contribution to the IC of via connections in 
YBCO/STO/YBCO multilayer circuits comes from the edge 
2172 
connection to  the ab-planes. High via critical currents, 4 8  
m A  a t  76 K in a 4 pm x 4 p m  via for example, were 
achieved by ion-milling the bottom YBCO to the substrate, 
leaving only the edge along the perimeter of the vias for 
connection. The highest Jc for this kind of via connection 
was 2 . 1 ~ 1 0 ~  Akm2 at 76 K, calculated from the cross section 
formed by the thickness of the bottom YBCO layer and the 
perimeter of the via. Since the dominant factor for the IC of 
vias is edge connection to the ab-planes, it  should be  more 
effective to increase the via's perimeter than to  enlarge the 
via's area in  order to maximize its critical current. 
Our process can also be  used for the patterning of a 
variety of  materials where controllable low angle steps are 
required, provided that their ion-mill rates are close to  that of 
STO. A YBCO/SAN/YBCO multi-layer test circuit was 
made with the process. By forming a conformal shallow 
slope STO pattern on the SAN layer, we were able to etch 
low angle steps in SAN by ion-milling. The low angle 
YBCO crossover on SAN had a Tc of 88K and Jc of 1.5 
x106 A/cm2 at 81 K, very close to that of the top YBCO 
layer on the same chip. Vias on the second S A N  chip had J, 
approximately equal to  the J, of vias on the STO samples. 
This makes SAN, with its lower dielectric constant, a viable 
insulator candidate for YBCO multilayer circuits. 
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